# Delay and Conditional Statement

# Chap 6: Introduction to HDL (e)

Credit to: MD Rizal Othman Faculty of Electrical & Electronics Engineering Universiti Malaysia Pahang

Ext: 6036

- The most common approach of delay modeling in test-benches
- In this technique a delay is inserted before or in-between statements
- Below is an example of inter-statement delay initial begin #0 X = 1; #0 Y = 2; #0 Z = 0; #10 Z = X + Y;

end

- In the example all three variables X, Y and Z will be initialized at time 0
- The variable Z will get a sum of variables X and Y after delay of 10 time steps.

- This is an alternate technique of delay modeling by inserting delay as a part of statement execution
- Below is an example of inter-statement delay initial begin #0 X = 1; #0 Y = 2; #0 Z = 0; Z = #10 X + Y; end

- In the above example # delay is moved inside the statement after '=' sign
- This method of coding will cause the value of X+Y to be stored in a temporary register for 10 time units
- After that delay (10 time units) the register Z will get updated

# **Blocking and Nonblocking assignment**

- Blocking assignments are executed in the order they are coded, hence they are sequential.
- "Blocking assignments" they block the execution of next statement, till the current statement is executed.
- Assignment are made with "=" symbol.
   Example a = b;

# **Blocking and Nonblocking assignment**

- Nonblocking assignments are executed in parallel.
- Since the execution of next statement is not blocked due to execution of current statement, they are called nonblocking statement.
- Assignments are made with "<=" symbol. Example a <= b;</li>

# Example Blocking and Nonblocking assignment

<pre>module blocking_nonblocking();</pre>	initial begin c = #10 0;
reg a,b,c,d;	c = #11 1;
<pre>// Blocking Assignment</pre>	c = #12 0;
initial begin	c = #13 1;
#10 a = 0;	end
#11 a = 1;	
#12 a = 0;	initial begin
#13 a = 1;	d <= #10 0;
end	d <= #11 1;
	d <= #12 0;
initial begin	d <= #13 1;
#10 b <= 0;	end
#11 b <= 1;	
#12 b <= 0;	
#13 b <= 1;	

end

### begin ... end : Sequential Statement Groups

- Group several statements together.
- Cause the statements to be evaluated sequentially (one at a time)
  - Any timing within the sequential groups is relative to the previous statement.
  - Delays in the sequence accumulate (each delay is added to the previous delay)
  - Block finishes after the last statement in the block.

#### begin ... End (Example)

end

endmodule

module sequential(); 0 = xreg a; 10 a = 0initial begin 21 a = 1 smonitor ("%g a = %b",33 a = 0 \$time, a); 46 a = 1 #10 a = 0; #11 a = 1; #12 a = 0; #13 a = 1;

Simulator Output

# fork....join : Parallel Statement Groups

- Group several statements together.
- Cause the statements to be evaluated in parallel (all at the same time).
  - Timing within parallel group is absolute to the beginning of the group.
  - Block finishes after the last statement completes (Statement with highest delay, it can be the first statement in the block).

#### fork....join : Parallel Statement Groups

module parallel();	Simulator Output

rega;	0 a = x
	10 a = 0
initial	11 a = 1
fork	12 a = 0
#10 a = 0;	13 a = 1
#11 a = 1;	

#12 a = 0;

#13 a = 1;

endmodule

join

- Looping statements appear inside procedural blocks only
- Verilog has four looping statements like any other programming language.
  - forever
  - repeat
  - while
  - for

# The for loop statement

- for loop is the same as the for loop used in any other programming language.
  - Executes an < initial assignment > once at the start of the loop.
  - Executes the loop as long as an < expression > evaluates as true.
  - Executes a < step assignment > at the end of each pass through the loop.
- syntax : for (< initial assignment >; < expression >, < step assignment >) < statement >
- Note : verilog does not have ++ operator as in the case of C language.

```
module for_example();
```

```
integer i;
reg [7:0] ram [0:255];
```

```
initial begin
for (i = 0; i < 256; i = i + 1) begin
#1 $display(" Address = %g Data = %h",i,ram[i]);
ram[i] <= 0; // Initialize the RAM with 0
#1 $display(" Address = %g Data = %h",i,ram[i]);
end
#1 $finish;
end
```

- while loop executes as long as an < expression</li>
   > evaluates as true. This is the same as in any other programming language.
- syntax : while (< expression >) < statement >

#### while loop statement

module while\_example();

```
reg [5:0] loc;
reg [7:0] data;
always @ (data or loc)
begin
loc = 0;
// If Data is 0, then loc is 32 (invalid value)
if (data == 0) begin
 loc = 32;
 end else begin
  while (data[0] == 0) begin
   loc = loc + 1;
   data = data >> 1;
  end
 end
 $display ("DATA = %b LOCATION = %d",data,loc);
end
initial begin
```

#1 data = 8'b11; #1 data = 8'b100; #1 data = 8'b1000; #1 data = 8'b1000\_0000; #1 data = 8'b0; #1 \$finish; end

 The repeat loop executes < statement > a fixed < number > of times.

syntax : repeat (< number >) < statement >

#### repeat statement

```
module repeat_example();
reg [3:0] opcode;
reg [15:0] data;
reg
       temp;
always @ (opcode or data)
begin
 if (opcode == 10) begin
 // Perform rotate
  repeat (8) begin
   #1 temp = data[15];
   data = data << 1;
   data[0] = temp;
  end
 end
end
// Simple test code
initial begin
 $display ("TEMP DATA");
 $monitor (" %b %b ",temp, data);
 #1 data = 18'hF0;
 #1 opcode = 10;
 #10 opcode = 0;
 #1 $finish;
```

end

#### forever statement

- forever loop executes continually, the loop never ends.
   Normally we use forever statements in initial blocks.
- syntax : forever < statement >
- One should be very careful in using a forever statement: if no timing construct is present in the forever statement, simulation could hang. The code below is one such application, where a timing construct is included inside a forever statement.

#### forever statement

```
module forever_example ();
reg clk;
```

```
initial begin
#1 clk = 0;
forever begin
#5 clk = !clk;
end
end
```

```
initial begin
$monitor ("Time = %d clk = %b",$time, clk);
#100 $finish;
end
```

#### Module blocking

module blocking;	module blocking_intra;
reg[7:0] a, b, c, d, e;	reg[7:0] a, b, c, d, e;
initial begin \$monitor(\$time, " :\ta = %d\t", a, "b = %d\tc = %d\t", b, c, "d = %d\te = %d", d, e); #50 \$finish; end	initial begin \$monitor(\$time, " :\ta = %d\t", a, "b = %d\tc = %d\t", b, c, "d = %d\te = %d", d, e); #50 \$finish; end
<pre>initial begin a = 2; b = 5; #1 a = c; #1 a = d; #2 a = 4; #2 a = 4; #2 a = 7; b = 6; #2 a = d; \$display("a, b - done"); end</pre>	initial begin a = 2; b = 5; a = #1 c; a = #1 d; a = #2 4; a = #2 7; b = 6; a = #2 d; \$display("a, b - done"); end
<pre>initial begin c = 1; d = c; e = a; #2 e = d; c = 0; d = 3; #5 c = a; d = 1; d = 2; \$display("c, d, e - done"); end</pre>	<pre>initial begin c = 1; d = c; e = a; e = #2 d; c = 0; d = 3; c = #5 a; d = 1; d = 2; \$display("c, d, e - done"); end</pre>

endmodule /\* blocking \*/

endmodule /\* blocking\_intra \*/

#### Module nonblocking

module non\_blocking; module non\_blocking\_intra; reg[7:0] a, b, c, d, e; reg[7:0] a, b, c, d, e; initial begin initial begin \$monitor(\$time, " :\ta = %d\t", a, \$monitor(\$time, " :\ta = %d\t", a, "b = %d\tc = %d\t", b, c, "b = %d\tc = %d\t", b, c, "d = %d\te = %d", d, e); "d = %d\te = %d", d, e); #50 \$finish; #50 \$finish; end end initial begin initial begin a <= 2; a <= 2; b <= 5: b <= 5: #1 a <= c; a <= #1 c; #1 a <= d; a <= #1 d; #2 a <= 4; a <= #2 4; #2 a <= 7; a <= #2 7; b <= 6; b <= 6; #2 a <= d; a <= #2 d; \$display("a, b - done"); \$display("a, b - done"); end end initial begin initial begin c <= 1; c <= 1; d <= c; d <= c; e <= a; e <= a; #2 e <= d; e <= #2 d; c <= 0: c <= 0: d <= 3; d <= 3; #5 c <= a; c <= #5 a; d <= 1; d <= 1; d <= 2; d <= 2: \$display("c, d, e - done"); \$display("c, d, e - done"); end end

endmodule /\* non\_blocking \*/

endmodule /\* non\_blocking\_intra \*/