

Introduction to HDL - TestBench

Credit to: Dr. MD Rizal Othman
Faculty of Electrical & Electronics Engineering
Universiti Malaysia Pahang

Ext: 6036


Overview

- We have concentrated on Verilog for synthesis
- Can also use Verilog as a test language
- Very important to conduct comprehensive verification on your design
- To simulate your design you need to produce an additional module that includes your *synthesizable* Verilog design.
 - Usually referred to as a TEST BENCH or TEST FIXTURE
 - Not hardware, just additional Verilog!

Test Bench

- A virtual platform containing the design to be tested (UUT) and virtual wires connected to the UUT inputs and outputs.
- To exercise and verify the correctness of a design to be implemented in hardware
- Has three main purposes
 - to generate stimulus for simulation
 - to apply this stimulus to the module under test and to collect output responses
 - to compare output responses with expected values
- Test Bench should be created by a different engineer than the one who created the synthesizable Verilog

Test Bench – Virtual Platform



Test Bench Overview

- A Test Bench module consists of
 - Port list has NO ports
 - Instantiate module to be tested (UUT)
 - Declare internal signals to wire to UUT inputs and outputs
 - Verilog statements to provide stimulus and verify UUT responses
 - Designing a test bench that has good coverage can be a very involved project!


Test Bench - general structure

```
module decoder_tf;  
  
    internal signal declarations  
  
    UUT: test_component instantiation  
  
    signals to generate stimulus  
  
    statements to verify responses  
  
endmodule
```




Example Decoder – is the design correct?

```
ISE Text Editor (P.15xf) - [decoder.v]
File Edit View Window Layout Help
21
22 module decoder(
23     input    [2:0] sw,
24     output reg [7:0] led
25 );
26
27 always @ (sw)
28     case (sw)
29         0: led = 8'b00000001;
30         1: led = 8'b00000010;
31         2: led = 8'b00000100;
32         3: led = 8'b00011000; // mistake
33         4: led = 8'b00010000;
34         5: led = 8'b00100000;
35         6: led = 8'b01000000;
36         7: led = 8'b10000000;
37     endcase
38
39 endmodule
decoder.v
```




Create Test Fixture

- Select Simulation View
- Select Project => New Source




- Select decoder source to associate with test fixture

Outline of Test Fixture produced



```
ISE Text Editor (P.15xf) - [decoder_tf.v]
File Edit View Window Layout Help
1 `timescale 1ns / 1ps
2 ////////////////////////////////////////////////////////////////////
3 // Comments deleted
4 ////////////////////////////////////////////////////////////////////
5 module decoder_tf;
6
7     // Inputs
8     reg [2:0] sw;
9
10    // Outputs
11    wire [7:0] led;
12
13    // Instantiate the Unit Under Test (UUT)
14    decoder uut (
15        .sw(sw),
16        .led(led)
17    );
18
19    initial begin
20        // Initialize inputs
21        sw = 0;
22
23        // Wait 100 ns for global reset to finish
24        #100;
25
26        // Add stimulus here
27
28    end
29
30 endmodule
31
```

Apply input stimulus




The screenshot shows the ISE Text Editor window titled "ISE Text Editor (P.15xf) - [decoder_tf.v]". The window contains a Verilog code snippet for applying input stimulus. The code is as follows:

```
22
23     // Wait 100 ns for global reset to finish
24     #100;
25
26     sw = 3'b001;    // check all input combinations
27     #100;
28     sw = 3'b010;
29     #100;
30     sw = 3'b011;
31     #100;
32     sw = 3'b100;
33     #100;
34     sw = 3'b101;
35     #100;
36     sw = 3'b110;
37     #100;
38     sw = 3'b111;
39     #100;
40
41     end
42
43     endmodule
44
```

The code defines a sequence of input stimuli for a 3-bit variable 'sw'. It starts with a 100 ns delay, then iterates through all 8 possible combinations of 'sw' (001, 010, 011, 100, 101, 110, 111). Each combination is followed by a 100 ns delay. The code ends with 'end' and 'endmodule'.


Simulate Behavioral Model



Testing sequential logic

- Creating clock signal

```
ISE Text Editor (P.15xf) - [decoder_tf.v]
File Edit View Window Layout Help
11 wire [7:0] led;
12
13 // Instantiate the Unit Under Test (UUT)
14 decoder uut (
15     .sw(sw),
16     .led(led)
17 );
18
19 reg clk_50M;
20
21 always // create 50MHz clock
22 begin
23     clk_50M = 0;
24     #10; // 10 times time units = 10ns
25     clk_50M = 1;
26     #10;
27 end
28
29 initial begin
```



- Can also 'restart', 'run', and add internal signals to wave

Discussion 1

Testbench 4 bit ALU