#### Logic Design Implementation Technologies

- 1. Programmable Logic Devices (PLD)
  - Programmable Logic Array (PLA)
  - Programmable Array Logic (PAL)
  - 2. Introduction to FPGA & CPLD.
- 3. Introduction to Hardware Description Language (HDL)

#### The complexity of a chip



#### **Basic Logic Components**



#### Programmable Logic Devices (PLDs)



#### Types of PLDs

#### **Enabling concept**

Shared product terms among outputs

F0 = A + B'C'F1 = AC' + ABexample:





## **PLA before programming**

- All possible connections are available before "programming"
  - in reality, all AND and OR gates are NANDs



#### **Nurul Hazlina**

### Programming by blowing fuses





(a)

(a) Before programming.

(*b*) After programming.

(*b*)

### After programming

- Unwanted connections are "blown"
  - fuse (normally connected, break unwanted ones)
  - anti-fuse (normally disconnected, make wanted connections)



















notation.

(a)Unprogrammed and-gate.

(b)Unprogrammed or-gate.

(c)Programmed and-gate realizing the term ac

(*d*)Programmed or-gate realizing the term *a* + *b*.

- (e)Special notation for an and-gate having all its input fuses intact.
- (f) Special notation for an orgate having all its input fuses intact
- (g)And-gate with non-fusible inputs.

(*h*)Or-gate with non-fusible inputs.

#### Programmable logic array example

- Multiple functions of A, B, C
  - F1 = A B C
  - F2 = A + B + C
  - F3 = A' B' C'
  - F4 = A' + B' + C'
  - F5 = A xor B xor C
  - F6 = A xnor B xnor C





#### **PALs and PLAs**



PLA

Programmable logic array

unconstrained fullygeneral AND and OR arrays

#### A simple four-input, three-output PAL device.



#### An example of using a PAL device to realize two

#### Boolean functions. (a) Karnaugh maps. (b) Realization.





(a)



#### **Nurul Hazlina**

#### PALs and PLAs: design example

• BCD to Gray code converter

Α	В	С	D	W	Х	Y	Ζ
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	1	0
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	0	0	1
1	0	0	1	1	0	0	0
1	0	1	—	—	—	_	—
1	1	—	—	-	—	—	—

minimized functions:

$$W = A + BD + BC$$
  

$$X = BC'$$
  

$$Y = B + C$$
  

$$Z = A'B'C'D + BCD + AD' + B'CD'$$

#### PALs and PLAs: design example (cont'd)

• Code converter: programmed PLA



minimized functions:

$$W = A + BD + BC$$
  

$$X = B C'$$
  

$$Y = B + C$$
  

$$Z = A'B'C'D + BCD + AD' + B'CD'$$

not a particularly good candidate for PAL/PLA implementation since no terms are shared among outputs

however, much more compact and regular implementation when compared with discrete AND and OR gates

#### PALs and PLAs: design example (cont'd)

• Code converter: programmed PAL

4 product terms per each OR gate



**Electronic System Design** 

# PALs and PLAs: another design example

• Magnitude comparator

	Α	В	С	D	EQ	NE	LT	GT
	0	0	0	0	1	0	0	0
	0	0	0	1	0	1	1	0
	0	0	1	0	0	1	1	0
	0	0	1	1	0	1	1	0
	0	1	0	0	0	1	0	1
	0	1	0	1	1	0	0	0
	0	1	1	0	0	1	1	0
	0	1	1	1	0	1	1	0
	1	0	0	0	0	1	0	1
	1	0	0	1	0	1	0	1
	1	0	1	0	1	0	0	0
	1	0	1	1	0	1	1	0
	1	1	0	0	0	1	0	1
	1	1	0	1	0	1	0	1
	1	1	1	0	0	1	0	1
	1	1	1	1	1	0	0	0
minimized functions:								

EQ = A'B'C'D' + A'BC'D + ABCD + AB'CD'LT = A'C + A'B'D + B'CD



#### Activity

- Map the following functions to the PLA below:
  - -W = AB + A'C' + BC'
  - X = ABC + AB' + A'B
  - Y = ABC' + BC + B'C'



# Activity (cont'd)

- 9 terms won't fit in a 7 term PLA
  - can apply concensus theorem to W to simplify to: W = AB + A'C'
- 8 terms wont' fit in a 7 term PLA
  - observe that AB = ABC + ABC'
  - can rewrite W to reuse terms:
     W = ABC + ABC' + A'C'
- Now it fits
  - W = ABC + ABC' + A'C'
  - X = ABC + AB' + A'B
  - Y = ABC' + BC + B'C'
- This is called technology mapping
  - manipulating logic functions so that they can use available resources



# **Limitations of PLAs and PALs**

These chips are limited to fairly modest size, typically supporting a combined number of inputs plus outputs of not more than 32.

#### Introduction to FPGA & CPLD

#### **FPGA and CPLD**

- 1. FPGA Field-Programmable Gate Array.
- 2. CPLD Complex Programmable Logic Device
- 3. FPGA and CPLD is an advance PLD.
- 4. Support thousands of gate where as PLD only support hundreds of gates.

# Complex Programmable Logic Devices(CPLDs)

- A CPLD comprises multiple PAL-like blocks on a single chip with internal wiring resources to connect the circuit blocks.
- It is made to implement complex circuits that cannot be done on a PAL or PLA.

#### **CPLD – Notable supplier**

- Altera
  - MAX CPLD series
- Atmel
  - The ATF15xxBE family
- Cypress Semiconductor
  - Ultra37000 family
- Lattice Semiconductor
  - ispMACH 4000ZE CPLD family
- Xilinx
  - CoolRunner™-II CPLDs

## **CPLD** Architecture

MAX II Device Block Diagram



Row and column interconnects provide signal interconnects between the logic array blocks (LABs).

10 logic elements (LEs) in each LAB

## **CPLD - Logic Array Blocks**

 Each LAB consists of 10 LEs, LE carry chains, LAB control signals, a local interconnect, a look-up table (LUT) chain, and register chain connection lines.



### CPLD

- 1. CPLD featured in common PLD:-
  - I. Non-volatile configuration memory does not need an external configuration PROM.
  - II. Routing constraints. Not for large and deeply layered logic.
- 2. CPLD featured in common FPGA:-
  - I. Large number of gates available.
  - II. Some provisions for logic more flexible than sum-of-product expressions, can include complicated feedback path.
- 3. CPLD application:-
  - I. Address coding
  - II. High performance control logic
  - III. Complex finite state machines

#### What is an FPGA?

- An FPGA is a PLD that supports implementation of large logic circuits. It is different from others in that it does not contain AND or OR planes.
- Instead, it contains logic blocks as for implementation
- FPGA architecture consists of an array of logic blocks, I/O pads, and routing channels.

#### **FPGA** Architecture



### What does a logic cell do?

- Each logic cell combines a few binary inputs (typically between 3 and 10) to one or two outputs according to a Boolean logic function specified in the user program.
- Cell's combinatorial logic may be physically implemented as a small look-up table memory (LUT) or as a set of multiplexers and gates.
- LUT devices tend to be a bit more flexible and provide more inputs per cell than multiplexer cells at the expense of propagation delay.

#### **Logic Design Implementation Technologies**



FPGAs can be used to implement logic circuits of more than a few hundred thousand equivalent gates in size.

The most commonly used logic block is a *lookup table* (*LUT*) as depicted in these figures.

### Field Programmable

- The FPGA's function is defined by a user's program rather than by the manufacturer of the device.
- The program is either 'burned' in permanently or semipermanently as part of a board assembly process, or is loaded from an external memory each time the device is powered up.
- This user programmability gives the user access to complex integrated designs .

# How are FPGA programs created?

- Individually defining the many switch connections and cell logic functions would be a daunting task.
- This task is handled by special software. The software translates a user's schematic diagrams or textual hardware description language code then places and routes the translated design.
- Most of the software packages have hooks to allow the user to influence implementation, placement and routing to obtain better performance and utilization of the device.
- Libraries of more complex function macros (eg. adders) further simplify the design process by providing common circuits that are already optimized for speed or area.

#### **FPGA – Notable Supplier**

#### • Xillinx

- 7 Series FPGAs
- Virtex®-6 FPGAs
- Spartan®-6 FPGAs
- Virtex-5 FPGAs
- Extended Spartan-3A
   FPGAs
- EasyPath<sup>™</sup>-6 FPGAs
- XA Spartan-6 FPGAs
- XA Spartan-3A FPGAs
- XA Spartan-3A DSP FPGAs
- XA Spartan-3E FPGAs

- Altera
  - Stratix<sup>®</sup> V
  - Arria<sup>®</sup> II
  - Cyclone<sup>®</sup> IV
  - Stratix IV
  - Arria
  - Cyclone III
- Lattice Semiconductor
  - LatticeECP3 family
  - LatticeECP2<sup>™</sup> and LatticeECP2M<sup>™</sup>
- Actel
  - IGLOO FPGAs
  - ProASIC3 FPGAs

#### FPGA

- FPGA applications:
  - i. DSP
  - ii. Software-defined radio
  - iii. Aerospace
  - iv. Defense system
  - v. ASIC Prototyping
  - vi. Medical Imaging
  - vii. Computer vision
  - viii. Speech Recognition
  - ix. Cryptography
  - x. Bioinformatic
  - xi. And others.

#### **CPLDs vs. FPGAs**



#### FPGA

Field-Programmable Gate Array

Gate array-like More Registers + RAM

Medium-to-high 1K to 1M system gates

Application dependent Up to 150 MHz today

Incremental
**Electronic System Design** 

# INTRODUCTION TO HARDWARE DESCRIPTION LANGUAGE

# **Hardware Description Language**

- Similar to a typical computer programming language
- But used to describe hardware rather than a program
- IEEE standards :- VHDL (VHIC (Very High Speed Integrated Circuit ) Hardware Description Language) & Verilog

#### **VHDL Design Flow**



# The Entity / Architecture pair

- The basis of all VHDL designs
- Entities can have more then one Architecture
- Architectures can have only one entity
- Entities define the interface (i.e. I/Os) for the design
- Architectures define the function of the design

# **The Entity Details**

• Declare the input and output signals

entity entity\_name is
 generic (generic\_list);
 port (port\_list);
end entity\_name;

ENTITY example1 IS PORT (x1, x2, x3 : IN BIT; f : OUT BIT); END example1;



(*Port\_names* : MODE type); MODE types: **in, out, inout** or **buffer** 

### **The Architecture Details**

• Declare the functions

architecture architecture\_name of entity\_name is
 declaration section
begin
 concurrent statements
end architecture\_name;

ARCHITECTURE LogicFunc OF example1 IS BEGIN f <= (x1 AND x2) OR (NOT x2 AND x3); END LogicFunc ;

## **The Architecture Details**

- Declaration section
- Signals, constants and components local to the architecture can be declared here
- Concurrent statements
- Where the circuit is defined

### **Complete code**

```
ENTITY example1 IS

PORT (x1, x2, x3 : IN BIT;

f : OUT BIT);

END example1;
```

ARCHITECTURE LogicFunc OF example1 IS BEGIN

f <= (x1 AND x2) OR (NOT x2 AND x3); END LogicFunc ;

# **Logical Operators**

- VHDL predefines the logic operators
   NOT → HIGHER PRECEDENCE
  - AND
  - NAND
  - -OR
  - NOR
  - -XOR
  - XNOR

There is no implied precedence for these operators. If there are two or more different operators in an equation, the order of precedence is from left to right

• Note: XNOR supported in standard 1076-1993

#### Comments

- -- (Double minus sign) is the comment mark
- All text after the -- on the same line is taken as a comment
- Comments only work on a single line
- There is no block comment in VHDL
- The ISE editor does support commenting of selected areas.

# **Data Types**

- DATA types: An ordered set of possible values define a particular type
- Example: Type **character** is the ASCII character set
- VHDL is a strongly typed language
- All variables must be assigned a type
- Type conversion functions are supplied in add on functions but are not part of the core of VHDL

# **Predefined Types**

- Boolean FALSE, TRUE
- Bit ('0','1')
- bit\_vector("101010")
- Integers: range -(2^31-1) to 2^31-1
- Floating real: -1.E38 to 1.0E38
- Time
- Character
- String
- Enumerated (User defined)
- Records, file & access types (Used in Simulation only)

# Std\_logic & std\_ulogic

Not part of 1076

- Part of 1164 library
- Std\_logic is a resolved type
- Std\_logic is a subtype of std\_ulogic
- Std\_ulogic Values:

TYPE std\_ulogic IS ('U', -- Uninitialized

- 'X', -- Forcing Unknown
- '0', -- Forcing 0
- '1', -- Forcing 1
- 'Z', -- High Impedance
- 'W', -- Weak Unknown
- 'L', -- Weak 0
- 'H', -- Weak 1
- '-' -- Don't care
- );

### **Standard Logic Vectors**

- Defined in IEEE 1164
- Ordered set of signals

```
library IEEE;
use IEEE.std_logic_1164.all;
entity busses is
    port (
        In_bus1, In_bus2 : in std_logic_vector (7 downto 0);
        In_bus3 : in std_logic_vector (0 to 7);
        Out_bus : out std_logic_vector (7 downto 0)
        );
end busses;
```

### **Vector Properties**

- Vectors are filled from left to right, always
- Indexes are assigned ascending or descending depending on the key word to or downto
- examples

# **Array Ordering**

Bus1 : std\_logic\_vector ( 3 downto 0); Bus2 : std\_logic\_vector ( 0 to 3);

 $Bus1 \le Bus2;$ 



#### Aggregates

signal X\_bus, Y\_bus, Z\_bus : std\_logic\_vector (3 downto 0);
signal Byte\_bus : std\_logic\_vector (7 downto 0);

Aggregates can be used to fill a std\_logic\_vector in sections

Byte\_bus <= ( 7 => '1', 6 **downto** 4 => '0', **others** => '1');

-- Byte\_bus =10001111

-- Others refers to all the values of the array not yet mentioned

 Aggregates can be used to set all members of a std\_logic vector to a particular value without knowing the width of the std\_logic\_vector

Z\_bus <= (**oth ers**=>'0');

#### Concatenation

 Concatenation (&) is used to gather pieces of an array to construct a bigger array

signal x_bus, y_bus, z_bus	: std_logic_vector (3 downto 0);
signal byte_bus	: std_logic_vector (7 downto 0);
signal a,b,c,d	: std_logic;

• Building a larger std\_logic\_vector from small vectors

Byte\_bus <= x\_bus & y\_bus; -- Concatenation operator &

• Building a std\_logic\_vector from std\_logic

z bus  $\leq a\&c\&b\&d;$ 

Note: the total width of the right hand side must be equal to the width of the left hand side

#### **Concurrent Statements**

Concurrent statements are Order independent!!!



### **Relational Operators**

- = Equals
- /= Not equal
- < Ordering, less than
- <= Ordering, less than or equal
- > Ordering, greater than
- >= Ordering, greater than or equals

#### **Process and Sequential Statements**

- Processes exist inside the Architecture
- Processes have local variables
- Processes contain Sequential Statements
- Processes have a sensitivity list or an optional wait statement
- Processes execute only when a signal in the sensitivity list changes
- Processes can be used to make clocked circuits

#### **The Process Framework**

Label:-- optional label process (optional sensitivity list) -- local process declarations begin -- sequential statements -- optional wait statements end process;

Processes must have a sensitivity list or a **wait** statement, but never both

### If Statements

- Can have overlapping conditions
- Imply priority, first true condition is always taken
- Can have incomplete condition lists
- Useful to control signal assignments

# Sequential If Statement

- Used inside the **Process**
- Can be used to control variable and signal assignments
- Has optional elsif structure

if <condition> then
 sequential\_statements
elsif <condition> then
 sequential\_statements
else
 sequential\_statements
end if;

#### **Example Multiplexer**



library IEEE; use IEEE.std logic 1164.all; entity MUX is port (MUX IN1, MUX IN2, MUX IN3, MUX IN4 : in std logic; : in std logic vector (1 downto 0); SEL MUX OUT : out std logic); end MUX; architecture IF MUX arch of MUX is begin process (SEL, MUX IN1, MUX IN2, MUX IN3, MUX IN4) begin if SEL = "00" then MUX OUT  $\leq$  MUX IN1; elsif SEL = "01" then MUX OUT  $\leq$  MUX IN2; elsif SEL = "10" then MUX OUT  $\leq$  MUX IN3; else MUX OUT  $\leq$  MUX IN4; end if. end process; end IF MUX arch; Avnet SpeedWay Design Workshop™

**Nurul Hazlina** 

#### What Goes Into the Sensitivity List

- If a change on an input signal causes an IMMEDIATE change in any signal that is assigned in that process then it should be in the sensitivity list
- If there is NO IMMEDIATE change in a signal assigned in the process based on the change of a particular input signal, then that input signal should NOT be in the sensitivity list

#### **When Statement**

The concurrent version of the IF statement

LABEL1: -- optional label SIG\_NAME <= <expression> when <condition> else <expression> when <condition> else <expression>;

```
ar chitecture WHEN_MUX_arch of MUX is

b egin

MUX_OUT <= MUX_IN1 when SEL="00" else

MUX_IN2 when SEL="01" else

MUX_IN3 when SEL="10" else

MUX_IN4;

end WHEN_MUX_arch;
```

### **The Case Statement**

- Used to control signal assignments
- No priority implied
- Control expression must cover all possible signal assignments
- No conditions may overlap

### **Sequential Case Statement**

 Must be inside a process

case <expression> is
 when <choices> =>
 <statements>
 when <choices> =>
 <statements>
 when others =>
 <statements>
 when others =>
 <statements>
 end case;

```
architecture CASE MUX arch of MUX is
begin
    process (MUX_IN1, MUX_IN2, MUX_IN3, MUX_IN4, SEL)
     begin
        case sel is
            when "00" =>
                MUX OUT \leq MUX IN1;
            when "01" \Rightarrow
                MUX OUT \leq MUX IN2;
            when "10" =>
                MUX OUT \leq MUX IN3;
            when others =>
                MUX OUT \leq MUX IN4;
            end case.
        end process,
end CASE MUX arch;
```

#### Select; the Concurrent Case Statement

LABEL1: -- optional label with <choice\_expression> select SIG\_NAME <= <expression> when <choices>, <expression> when <choices>, <expression> when others;

```
architecture SEL_MUX_arch of MUX is
begin
with SEL select
MUX_OUT <= MUX_IN1 when "00",
MUX_IN2 when "01",
MUX_IN3 when "10",
MUX_IN4 when others;
end SEL_MUX_arch;</pre>
```

# Signals

- Signals behave like wires within a VHDL design
- Signals can be local to an Architecture
- Signals have no MODE
- Signals can be declared in the Architecture declarative region
- Signals must have a type
- Signals carry information between PROCESS es

```
signal signal_name1,signal_name2 : type;
or
signal signal_name1:type;
signal signal_name2:type;
```

### **Internal Signals**



#### Attributes

- Provide additional information about many VHDL objects
- Can be assigned to most objects including signals, variables, architectures and entities
- Many attributes are predefined by VHDL, however user defined attributes are also allowed
- VHDL pre-defines five kinds of attributes, dependent on the return value type which can be:
- Value
- Function
- Signal
- Type
- Range

### **Value Attributes**

- `right Returns right most value in array
- `left Returns left most value in array
- `high Returns highest index of an array
- `low Returns lowest index of an array
- `length Returns the length of an array
- `ascending Returns Boolean true if array is ascending. i.e. The array is a to array

### Value Examples

- signal demo\_array : std\_logic\_vector ( 7 downto 0 );
- signal length\_integer : integer := demo\_array `length;

signal hi\_int,low\_int:integer;
signal A\_bit, B\_bit : std\_logic;

demo\_array <= "10001000"; A\_bit <= demo\_array'right; -- A\_bit = 0 B\_bit <= demo\_array'left; -- B\_bit = 1 hi\_int<=demo\_array'ligh; --hi\_int=7 low\_int<=demo\_array'low; --low\_int=0 -- Note length integer = 8. It was pre-assigned.

### **Function Attributes**

- `event Returns true if the signal had an immediate event on it
- `active Returns true if the signal had a scheduled event on it in the current cycle
- `last\_event Returns time since the last event on a signal
- `last\_value Returns the value of a signal prior to an event
- `last\_active Returns the time since the last scheduled event on a signal
## **Function Example**

• Using the `event attribute to make a clocked circuit

```
library IEEE;
use IEEE.std logic 1164.all;
entity a ff is
                                                          a ff
  port ( D, CLK: in std logic;
                   : out std_logic_);
           Q
end a ff;
architecture a ff arch of a ff is
begin
         process (CLK)
         begin
           if CLK'event and CLK='1' then
           --CLK rising edge
           Q \leq D;
           end if
         end process;
end a ff arch;
```

## **Rising\_edge**

• rising\_edge is a function pre-defined in the std\_logic\_1164 package, falling\_edge also defined

```
process (CLK, RESET)
begin
if ( RESET = '1' ) then
Q <= '0';
elsif ( rising_edge(CLK) )th en --CLK rising edge
Q <= D;
end if;
end process;
</pre>
```

Note: When reset = 1 CLK'event is not evaluated.